mirror of
https://github.com/Echtzeitsysteme/tud-cpp-16FXlib.git
synced 2024-06-02 02:31:58 +00:00
43 lines
1.5 KiB
C
43 lines
1.5 KiB
C
/*! \file seg.cfg.h */
|
|
//*****************************************************************************
|
|
// Author : Christian Illy
|
|
// Created : 20.04.2009
|
|
// Revised : 04.06.2009
|
|
// Version : 0.1
|
|
// Target MCU : Fujitsu MB96300 series
|
|
//
|
|
// This program is free software: you can redistribute it and/or modify
|
|
// it under the terms of the GNU General Public License as published by
|
|
// the Free Software Foundation, either version 3 of the License, or
|
|
// (at your option) any later version.
|
|
//
|
|
// This program is distributed in the hope that it will be useful,
|
|
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
// GNU General Public License for more details.
|
|
//
|
|
// You should have received a copy of the GNU General Public License
|
|
// along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
//
|
|
/// \ingroup seg
|
|
/// \defgroup seg_configuration Internal configurations (seg.cfg.h)
|
|
/// \par Overview
|
|
/// This library provides hardware definitions for the 7 segment display code.
|
|
///
|
|
//*****************************************************************************
|
|
//@{
|
|
#ifndef SEG_CFG_H_
|
|
#define SEG_CFG_H_
|
|
|
|
/// Port of the first 7seg
|
|
#define SEG0_PORT_DB PDR00
|
|
/// Data direction register for the first 7seg
|
|
#define SEG0_PORT_DDR DDR00
|
|
/// Port of the second 7seg
|
|
#define SEG1_PORT_DB PDR09
|
|
/// Data direction register for the second 7seg
|
|
#define SEG1_PORT_DDR DDR09
|
|
|
|
#endif /* SEG_CFG_H_ */
|
|
//@}
|